

NJM4560


The 4560 integrated circuit is a high-gain, wide-bandwidth, dual operational amplifier capable of driving 20V peak-to-peak into 400Ω loads. The 4560 combines many of the features of the 4558 as well as providing the capability of wider bandwidth, and higher slew rate make the 4560 ideal for active filters, data and telecommunications, and many instrumentation applications. The availability of the 4560 in the surface mounted micro-package allows the 4560 to be used in critical applications requiring very high packing densities.

■ Absolute Maximum Ratings (Ta=25°C)

Supply Voltage	V <sup>+</sup> /V <sup>-</sup>	±18V
Differential Input Voltage	V <sub>ID</sub>	±30V
Input Voltage (note)	V <sub>I</sub>	±15V
Power Dissipation	P <sub>D</sub> (D,S,T-Type)	500mW
	(M,E-Type)	300mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125°C

(note) For supply voltage less than ±15V, the absolute maximum input voltage is equal to the supply voltage.


■ Package Outline




■ Electrical Characteristics (Ta=25°C, V<sup>+</sup>=15V, V<sup>-</sup>=-15V)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Input Offset Voltage	V <sub>IO</sub>	R <sub>S</sub> ≤ 10kΩ	—	0.5	6	mV
Input Offset Current	I <sub>IO</sub>		—	10	200	nA
Input Bias Current	I <sub>IB</sub>		—	40	500	nA
Input Resistance	R <sub>IN</sub>		0.3	5	—	MΩ
Large Signal Voltage Gain	A <sub>V</sub>	R <sub>L</sub> ≥ 2kΩ, V <sub>O</sub> = ±10V	20	100	—	× 10 <sup>3</sup>
Maximum Output Voltage	V <sub>OM</sub>	R <sub>L</sub> ≥ 2kΩ	±12	±14	—	V
Maximum Output Voltage	V <sub>OM</sub>	I <sub>O</sub> = 25mA	±10	±11.5	—	V
Input Common Mode Voltage Range	V <sub>ICM</sub>		±12	±14	—	V
Common Mode Rejection Ratio	CMR	R <sub>S</sub> ≤ 10kΩ	70	90	—	dB
Supply Voltage Rejection Ratio	SVR	R <sub>S</sub> ≤ 10kΩ	—	30	150	μV/V
Power Dissipation	P <sub>D</sub>		—	105	170	mW
Slew Rate	SR	R <sub>L</sub> ≥ 2kΩ	—	4	—	V/μs
Unity Gain Bandwidth	f <sub>T</sub>		—	10	—	MHz


■ Equivalent Circuit (1/2 Shown)



■ Connection Diagram



- PIN FUNCTION
1. A OUTPUT
  2. A-INPUT
  3. A+INPUT
  4. V<sup>-</sup>
  5. B+INPUT
  6. B-INPUT
  7. B OUTPUT
  8. V<sup>+</sup>



- PIN FUNCTION
1. V<sup>+</sup>
  2. A OUTPUT
  3. A-INPUT
  4. A+INPUT
  5. V<sup>-</sup>
  6. B+INPUT
  7. B-INPUT
  8. B OUTPUT
  9. V<sup>+</sup>